4 days ago Be among the first 25 applicants Get AI-powered advice on this job and more exclusive features. Direct message the job poster from Acceler8 Talent Building North American Photonic and Semiconductor Engineering Teams This Series B AI/ML hardware startup who recently received $125M in funding from Nvidia is developing groundbreaking hardware, software, and systems to solve the critical bottlenecks in next-generation computing workloads – at any scale – across hyperscale cloud, edge, enterprise, 5G/6G, and automotive infrastructure. They are looking for a Senior Physical Design Engineer to join their team! In this role, you contribute across the full lifecycle of complex chip development, from CAD tool flow setup, early floorplan exploration in conjunction with microarchitecture development, through block partitioning, power planning, clock network design and construction, through P+R, timing closure, package design, PI/SI analysis, physical verification, and tapeout. Job Responsibilities Build and support the CAD tool flow for physical implementation in a cloud-first development environment. Work with architects and microarchitects on the chip-level floorplan and block partitioning. Evaluate tradeoffs in functional partitioning, block size, and interface complexity with other stakeholders. Define and construct the major physical structures, including the clock and reset architecture, the power delivery network, and interconnect topologies. Execute on block-level, cluster-level, and top-level physical implementation, from synthesis, floorplan and power plan, through P+R, through timing closure, physical verification, and tapeout. Interface with foundry and library partners on 3rd party IP and process technology issues, including updates to device models, IP integration requirements, and pre-tapeout signoff Job Requirements Proven industry experience and successful track record in the physical implementation of large, high-performance network switching/routing fabrics (Ethernet, Infiniband, HPC), Network Interface Controllers, Smart-NICs, CPUs, or GPUs in the latest silicon process nodes. Deep experience with the latest CAD tools through the entire physical design workflow, e.g., Cadence Genus and Innovus, Synopsys ICC2/FusionCompiler, Tempus, PrimeTime SI, PrimeTime PX, StarRC, ICV, Calibre. Strong familiarity with various analysis tools such as Redhawk, Voltus. Experience with circuit analysis using HSPICE is a plus. Expert knowledge of SystemVerilog, as well as Perl, Python or other scripting languages. Minimum BSEE/CE + 11 years or MSEE/CE + 6 years experience. All candidates must be authorized to work in the United States Seniority level Seniority level Mid-Senior level Employment type Employment type Full-time Job function Industries Semiconductor Manufacturing, Computer Hardware Manufacturing, and Computers and Electronics Manufacturing Referrals increase your chances of interviewing at Acceler8 Talent by 2x Get notified about new Physical Design Engineer jobs in San Francisco Bay Area . Production Network Engineer, Physical Infrastructure Menlo Park, CA $50.48-$156,000.00 2 weeks ago Technologist/Principal/Staff, Systems Design Engineering - NAND/SSD Sunnyvale, CA $173,000.00-$249,000.00 1 week ago Sunnyvale, CA $142,000.00-$203,000.00 1 week ago Milpitas, CA $170,000.00-$210,000.00 1 week ago Sunnyvale, CA $114,000.00-$133,000.00 1 week ago Physical Design Engineer (Place & Route) Field Design Engineer (5G/4G/LTE) - Product Field Testing of Smartphones/Devices ASIC/SOC Silicon Physical Design Engineer Mountain View, CA $120,000.00-$400,000.00 6 months ago Cupertino, CA $104,000.00-$212,200.00 2 weeks ago Sunnyvale, CA $142,000.00-$203,000.00 1 week ago San Jose, CA $165,700.00-$232,900.00 2 weeks ago ASIC Physical Design Engineer, Annapurna Labs Silicon Photonics High Speed Design Engineer Physical Design Engineer, Custom Datapath We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI. #J-18808-Ljbffr Acceler8 Talent
...with Project Managers. Optimize language guidelines and keyword strategies with the Lead Copywriter and SEO Manager. Oversee proofreading and editing across lead and marketing copywriters. Managing Editor Qualifications: Over 5 years of experience managing...
...Account Manager | San Francisco Bay Area | Hybrid Work Public Affairs | Corporate Communications Energy | Land Use | Infrastructure Keadjian Associates, a leading strategic communications and management consulting firm in the San Francisco Bay Area, is seeking...
...experience is helpful, more so the standard Cisco hands on experience, cabling standards, power standards etc~ Cisco 7900 series phone... ...will need to be hands on and will otherwise be integrated as Network Technician. They will not only work on some of the above...
...registration in computerized systems, with a high level of computer experience. Performs pre-registration, enters date-of-service upon... ...outgoing correspondence. Files appropriately in patient chart. Assists with chart preparation. Qualifications No experience required...
...Chief Marketing Officer (CMO) About the Company Prominent energy software company Industry Oil & Energy Type Privately Held About the Role The Company is seeking a Chief Marketing Officer to join their team. The successful candidate will be a full...